github => fatihilig-fpga/questasim-ile-fpga-simulasyonu
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Başlangıç - Beginner
Linkedin Name : Fatih İliğ
BAE Systems (UK) - FPGA Design Engineer
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
// TURKISH
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Dolayisiyla kursu almadan once Verilog ve SystemVerilog bilinmesi iyi olacaktir.
github => fatihilig-fpga/questasim-ile-fpga-simulasyonu
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Başlangıç - Beginner
Linkedin Name : Fatih İliğ
BAE Systems (UK) - FPGA Design Engineer
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
// TURKISH
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Dolayisiyla kursu almadan once Verilog ve SystemVerilog bilinmesi iyi olacaktir.
Aksi taktirde kurs sizin icin verimli olmayacaktir.
Kursa baslamadan once bilgisayarinizda Vivado ve Questasim kurulu olmalidir.
Ders 1: Questasim ve Modelsim karsilastirilmasi
Ders 2: Manuel olarak Modelsim/Questasim’de simulasyon kosturma (GUI)
Ders 3: Test Types / Code Coverage – Functional Coverage nedir?
Ders 4: Questasim uzerinde Code coverage uygulamasi
Ders 5: Functional Coverage hakkinda bilgiler, referanslar
Ders 6: Vivado ile Questasim simulasyonu kosturma
Ders 7: Window & Linux environment variable set etme, TCL Referans
Ders 8: Questasim ile TCL komutlari kosturulmasi (Batch mode)
Ders 9: Questasim ile ornek uygulamalar (SystemVerilog)
Kursa ait butun slaytlar ilk video dersinde yer almaktadir. Her video icin gerekli materyaller kurs videolarina eklenmistir.
Faydalı olması dileğiyle.
İyi çalışmalar dilerim.
Saygilarimla ,
Fatih
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
// ENGLISH
-xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Note: The primary objective of this course is to verify FPGA designs using Questasim. Consequently, having prior knowledge of Verilog and SystemVerilog is highly recommended before enrolling in this course. Without this prerequisite, the course may not be as beneficial. Furthermore, it is essential to ensure that you have both Vivado and Questasim installed on your computer before commencing the course.
Lesson 1: Comparison of Questasim and Modelsim
Lesson 2: Running a simulation manually in Modelsim/Questasim (GUI)
Lesson 3: Test Types / Code Coverage – What is Functional Coverage?
Lesson 4: Code coverage application on Questasim
Lesson 5: Information and references about Functional Coverage
Lesson 6: Running a Questasim simulation with Vivado
Lesson 7: Setting Window & Linux environment variables, TCL Reference
Lesson 8: Executing TCL commands with Questasim (Batch mode)
Lesson 9: Example applications with Questasim (SystemVerilog)
All slides of the course are included in the first video lesson. The necessary materials for each video have been added to the course videos.
Cheers,
Fatih
OpenCourser helps millions of learners each year. People visit us to learn workspace skills, ace their exams, and nurture their curiosity.
Our extensive catalog contains over 50,000 courses and twice as many books. Browse by search, by topic, or even by career interests. We'll match you to the right resources quickly.
Find this site helpful? Tell a friend about us.
We're supported by our community of learners. When you purchase or subscribe to courses and programs or purchase books, we may earn a commission from our partners.
Your purchases help us maintain our catalog and keep our servers humming without ads.
Thank you for supporting OpenCourser.