Teach yourself the analysis and synthesis of digital systems using VHDL to design and simulate Participants learn the fundamental concepts of VHDL and practical design techniques using a Xilinx FPGA Development Board and simulation software for hands-on experience. The VHDL methodology and design flow for logic synthesis addresses design issues related to component modeling, data flow description in VHDL and behavioral description of hardware. An emphasis is placed on understanding the hardware description language, VHDL design techniques for logic synthesis, design criteria, and VHDL applications.
Teach yourself the analysis and synthesis of digital systems using VHDL to design and simulate Participants learn the fundamental concepts of VHDL and practical design techniques using a Xilinx FPGA Development Board and simulation software for hands-on experience. The VHDL methodology and design flow for logic synthesis addresses design issues related to component modeling, data flow description in VHDL and behavioral description of hardware. An emphasis is placed on understanding the hardware description language, VHDL design techniques for logic synthesis, design criteria, and VHDL applications.
At the end of this course, participants will be able to accomplish the following:
Describe and explain VHDL syntax and semantics
Create synthesizable designs using VHDL
Use Digilent Zybo Z7: Zynq-7000 ARM/FPGA SoC Development Board for hand-on experience
Use the Xilinx Vivado toolset
Design simple and practical test-benches in VHDL
Design and develop VHDL models
Prerequisites:
Familiarity with digital logic design, electrical engineering, or equivalent experience.
Even if you're now already familiar with VHDL but you've:
Never used an attribute other than ‘event?
Never used variables?
Always used a process where a single concurrent statement would have sufficed?
Never used assert or report statements except (maybe) in a test-bench?
Never used an unconstrained vector or array?
Never used a passive process inside of an entity?
Never used a real or the math_real library package in synthesizable code?
Always used a single process per signal assignment?
then this course will definitely have something for you as well. You will learn finite state machine design, the two-process design methodology, test-bench design, combinatorial and sequential logic, and extensible synthesizable designs that are reusable.
OpenCourser helps millions of learners each year. People visit us to learn workspace skills, ace their exams, and nurture their curiosity.
Our extensive catalog contains over 50,000 courses and twice as many books. Browse by search, by topic, or even by career interests. We'll match you to the right resources quickly.
Find this site helpful? Tell a friend about us.
We're supported by our community of learners. When you purchase or subscribe to courses and programs or purchase books, we may earn a commission from our partners.
Your purchases help us maintain our catalog and keep our servers humming without ads.
Thank you for supporting OpenCourser.