VSD - Clock Tree Synthesis - Part 1
Clock Tree Networks are Pillars and Columns of a Chip.
With these series of lectures, we have explored on-site concepts applied in VLSI industry. It is a One-Stop-Shop to understand industrial VLSI circuits.
Read more
Clock Tree Networks are Pillars and Columns of a Chip.
With these series of lectures, we have explored on-site concepts applied in VLSI industry. It is a One-Stop-Shop to understand industrial VLSI circuits.
Clock Tree Networks are Pillars and Columns of a Chip.
With these series of lectures, we have explored on-site concepts applied in VLSI industry. It is a One-Stop-Shop to understand industrial VLSI circuits.
The videos will develop an analytical approach to tackle technical challenges while building Clock Tree.
What's inside
Learning objectives
- Cts quality checks (skew, power, latency, etc.)
- H-tree
- Quality check of h-tree
- Clock tree buffering
- Buffered h-tree
- H-tree with uneven spread of flops
- Advanced h-tree for million flops
- Power aware cts (clock gating)
- Static timing analysis with clock tree
- Cts quality checks (skew, power, latency, etc.)
- H-tree
- Quality check of h-tree
- Clock tree buffering
- Buffered h-tree
- H-tree with uneven spread of flops
- Advanced h-tree for million flops
- Power aware cts (clock gating)
- Static timing analysis with clock tree
Syllabus
INTRODUCTION
Introduction to Clock Tree Synthesis
Clock Tree Quality Check Parameters
Skew and Pulse Width Check
Read more
Syllabus
Good to know
Save this course
Save
Activities
Review Digital Integrated Circuits
Show steps
Review key ideas in digital integrated circuits to strengthen your foundation for this course.
View
Digital Integrated Circuits: A Design...
on Amazon
Show steps
-
Read through the first four chapters of the book.
-
Summarize the key concepts of each chapter in your own words.
Solve practice problems on clock tree quality checks
Show steps
Strengthen your understanding of clock tree quality checks by solving practice problems.
Show steps
-
Find a set of practice problems on clock tree quality checks.
-
Solve the problems and review your answers.
Build a simple clock tree for a small circuit
Show steps
Practice the concepts of clock tree design by creating a basic implementation in Verilog.
Browse courses on
Verilog
Show steps
-
Design a small digital circuit with multiple registers.
-
Write a Verilog module to implement the clock tree for your circuit.
-
Simulate your design to verify its functionality.
Two other activities
Expand to see all activities and additional details
Show all five activities
Create a presentation on clock tree synthesis techniques
Show steps
Develop a deeper understanding of clock tree synthesis by exploring different techniques and presenting your findings.
Show steps
-
Research various clock tree synthesis techniques.
-
Create a presentation that explains the advantages and disadvantages of each technique.
-
Present your findings to a group of peers or mentors.
Develop a clock tree optimization tool
Show steps
Apply your knowledge of clock tree design to create a tool that can optimize clock trees for specific metrics.
Show steps
-
Design and implement algorithms for clock tree optimization.
-
Develop a user interface for your tool.
-
Test and validate your tool on a variety of circuits.
Review Digital Integrated Circuits
Show steps
Review key ideas in digital integrated circuits to strengthen your foundation for this course.
View
Digital Integrated Circuits: A Design...
on Amazon
Show steps
- Read through the first four chapters of the book.
- Summarize the key concepts of each chapter in your own words.
Solve practice problems on clock tree quality checks
Show steps
Strengthen your understanding of clock tree quality checks by solving practice problems.
Show steps
- Find a set of practice problems on clock tree quality checks.
- Solve the problems and review your answers.
Build a simple clock tree for a small circuit
Show steps
Practice the concepts of clock tree design by creating a basic implementation in Verilog.
Browse courses on
Verilog
Show steps
- Design a small digital circuit with multiple registers.
- Write a Verilog module to implement the clock tree for your circuit.
- Simulate your design to verify its functionality.
Create a presentation on clock tree synthesis techniques
Show steps
Develop a deeper understanding of clock tree synthesis by exploring different techniques and presenting your findings.
Show steps
- Research various clock tree synthesis techniques.
- Create a presentation that explains the advantages and disadvantages of each technique.
- Present your findings to a group of peers or mentors.
Develop a clock tree optimization tool
Show steps
Apply your knowledge of clock tree design to create a tool that can optimize clock trees for specific metrics.
Show steps
- Design and implement algorithms for clock tree optimization.
- Develop a user interface for your tool.
- Test and validate your tool on a variety of circuits.
Career center
Reading list
Share
Similar courses
OpenCourser helps millions of learners each year. People visit us to learn workspace skills, ace their exams, and nurture their curiosity.
Our extensive catalog contains over 50,000 courses and twice as many books. Browse by search, by topic, or even by career interests. We'll match you to the right resources quickly.
Find this site helpful? Tell a friend about us.
We're supported by our community of learners. When you purchase or subscribe to courses and programs or purchase books, we may earn a commission from our partners.
Your purchases help us maintain our catalog and keep our servers humming without ads.
Thank you for supporting OpenCourser.
